• Home
• Foundry Services
  • Processes
  • Low Cost IC Prototypes
    • Tech Docs and Files
    • Pricing
  • High Performance RF CMOS
• Technology
  • SoS video
  • White Papers
  • Passives
• News
  • Radio Astronomy receiver development
  • Sapphicon & AWR
  • Renews AS9100 Certificate
  • Introduces Compressed Reticle
  • Acquires facility
• Employment
  • PDK Support Engineer
  • Device Engineer
  • Analog/Mixed-signal IC Designer
  • Wafer Foundry Manager
  • Test & Validation Engineer
  • Equipment Engineer
  • Employment Enquiry Form
• Contact Us
  • Map
  • Sales Representatives
  • Sales Enquiry
  • Customer Login
• About
  • Quality

Services

• Processes
• Low Cost Prototypes

• Prototypes Brochure

Tech Files
Pricing

Tech Docs and Files

Click on the link below to download a zip file containing the following:

• Customer Compressed Reticle Guide (PDF)
• 0.5 µm Process Design Template and Wafer Map (GDS)
• 0.25 µm Process Design Template and Wafer Map (GDS)

Compressed Reticle documentation and files (ZIP)